In this paper, the integration benefits from cryogenic NMOS source drain extension implants on a state-of-the-art 28 nm logic flow are demonstrated and discussed. It is shown that device benefits, such as improved short channel effect, drain-induced barrier lowering and static random access memory yield improvement, can be achieved via damage engineering and enhanced dopant halo activation.
Introduction
Ultra shallow junction (USJ) formation in the source/drain extension (SDE) is one of the main challenges as complementary metal-oxide-semiconductor devices downscaled into the 28 nm technology and beyond. To take full advantage of device enhancement from high-k/metal gate with stress-induced carrier mobility, there is a clear need to continuously improve the short channel effect (SCE). The impact of USJ formation process on pocket profile redistribution is critical for SCE and threshold voltage (Vth) variability. For channel dopant, n-type field effect transistor (nFET) devices use p-type dopant and boron transient enhanced diffusion (TED) in the channel region plays an important role in nFET Vth variation. Continuous USJ scaling requires lower spike rapid thermal process (RTP) temperature, which induces inactive boron clustering and TED in the channel/halo region. To maintain acceptable SCE, a higher boron pocket dose is required, but this results in degraded Vth variation for scaled USJ devices [1] .
Defects from pre-amorphization implant (PAI) remain even after the source/drain (SD) anneal with RTP and millisecond laser anneal (msec LSA). These residue defects are responsible for device leakage. The aggressive USJ scaling can often lead to an increase in junction leakage and static random access memory (SRAM) yield loss, especially when combining NiPt-silicide integration. This represents a major challenge for low operating power technologies. A variety of processes, such as msec LSA anneal or ultra-low temperature annealing with microwave for NiPt-silicide formation [2, 3] , have been evaluated to overcome the junction leakage issue.
In this paper, the challenges for 28 nm node SCE improvement and junction leakage are discussed. The SCE improvement with drain-induced barrier lowering (DIBL) reduction from better halo activation and NiPt-siliciderelated junction leakage reduction are achieved through cryoimplantations with conventional integration processes. This novel cryo-implantation technique minimizes process changes and is extendable to future technology nodes.
NMOS USJ formation and device fabrication
For device DIBL and junction leakage studies, the cryoimplants for SDE formation followed by thermal anneal treatments (including RTA and msec LSA) are evaluated. Figure 1 describes the process steps and implant sequences for NMOS formation.
To maintain abrupt junction profiles, Ge PAI and carbon co-implants were applied before the BF 2 halo implant. The incorporated carbon helps to suppress boron TED and enhances dopant activation as carbon forms interstitial clusters and reduces the formation of extended defects [4, 5] . Cryo-implantation (at −100
• C) for amorphization from Ge and As implant steps is evaluated with the same process flow to compare with normal room temperature (RT) implantation. The amorphous layer thickness and interface roughness are measured using transmission electron microscopy (TEM). Dopant diffusion is evaluated by secondary ion mass spectroscopy (SIMS) profile measurements. End of range (EOR) defect positions and density can be monitored by carbon peak depth/concentration in SIMS profiles.
Process simulations using Synopsys Sentaurus software [6] have been employed to get further physical understanding on the benefits of low temperature implant for junction engineering. This advanced technology computer-aided design (TCAD) simulation accounts for the impact of point defects, impurity and interaction with dopants upon annealing.
As shown in figures 2(a) and (b), after annealed SIMS profiles for baseline Ge + C + BF 2 + As and Ge (cryo) + C + BF 2 + As (cryo) implants are measured and simulated, profiles are plotted against depth. SIMS profiles clearly indicate that the cluster carbon peak position has shifted deeper and further away from the surface, which reflects the thicker amorphous layer thickness as previously reported [7] . In the near As peak implant area, the cryo-implant has less boron segregation than the RT amorphization implant. It is well known that carbon traps silicon interstitials [8] . Upon annealing, both boron interstitial movement and inactive boron interstitial cluster (BIC) formation will be reduced [9] . The modulation of boron dopant distribution and implantinduced defect profiles has been included in the 28 nm device flow as described in figure 1. Improvement in short channel characteristics is obtained with cryo-implants compared to RT control conditions. The SCE improvement is in agreement with the interstitial reduction and better pocket implant boron activation. As shown in figure 2(c), >35% interstitial density reduction (RT implant at 7.2 × 14 cm -2 versus −100
• C implant at 4.5 × 14 cm -2 ) can be obtained from the process TCAD simulation. Higher Vth and improved SCE were observed with cryo-implants which indicate better BF 2 halo activation from defect reduction. Approximately, 10% BF 2 dosage reduction for halo pocket implant was applied to achieve the same Vth target and capacitance overlap. The halo dose reduction indirectly results in mobility improvement, as shown in figure 3(a) . Figure 3(b) highlights the reduction of DIBL using cryo-implants. The Vth variation can also benefit from the lower halo BF 2 dosage [1] , and the results will be reported in future.
Figures 4(a) and (b) show TEM images of NMOS cross section and 2D process simulation results (figures 4(c) and (d)) for RT and cryo-temperature implants for NMOS formation. The measured TEM amorphization thickness comparison between the RT and cryo-implants is in good agreement with 2D simulation results. We believe that the above device benefits are due to the reduction of EOR defects (thanks to the deeper amorphization layer thickness with smoother amorphous/crystalline interface) [10] , and the potential Vth variation benefits by reduced BF 2 halo dosage from the improvements of boron activation.
Junction leakage with NiPt-silicide integration
Another indicator for implant defect reduction can be seen from junction leakage, resulting from NiPt-silicide integration. It is known that nickel silicide-related 'pipe' defects are formed from the source to the gate and from the gate to the drain, especially in the NMOS devices. The anomalous lateral growth of the Ni silicide toward the channel region occurs during the rapid-thermal-annealing process in the presence of highly damaged Si lattice. The Si defect enhances the diffusion of the Ni, and the Ni piping formation can be significantly reduced as the Si defect pathways are decreased [11] .
For the Ni-piping-related defects and N+/P-well junction leakage, we have used inline metrology with an electron beam inspection system by detection of the gray level of the tungsten plug (W-plug) in the defect images of post-tungsten chemical mechanical polish inspection [12] . Leakage results of wafer acceptance tests show a strong correlation with the e-beam inspection results. Failure analysis results reveal that the junction leakage is caused by lateral diffusion of nickel silicide underneath the spacer. The extrusion length correlates with the gray level of the tungsten plug [12] . Figure 5(a) is a typical EBI contrast defect image obtained from post-tungsten CMP inspection. Figure 5(b) shows that the EBI contrast defect counts have been significantly reduced with the cryoimplantation, indicating a significant Si defect reduction with NiPt-silicide integration.
Conclusions
The integration benefits of cryogenic temperature ion implant on a state-of-the-art 28 nm logic device have been demonstrated. It is shown that higher BF 2 halo pocket implant activation and EOR defect reduction using cryo-implants result in both DIBL and NiPt-Silicide integration-related junction leakage reduction. The lower pocket dosage with the same target Vth indirectly improves the SCE, lower DIBL, better mobility, as well as reduced Vth variations. The NiPt-silicide junction leakage reduction was also demonstrated via the inline e-beam inspection. Cryo-implants appear to be a powerful technique to meet 28 nm NMOS device, SRAM leakage and margin requirements.
